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Abstract 
A 28 GHz power amplifier (PA) using CMOS 0.18 µm Silterra process technology is reported.  
The cascade configuration has been adopted to obtain high Power Added Efficiency (PAE). To achieve 
low power consumption, the input stage adopts reverse body bias technique. The simulation results show 
that the proposed PA consumes 32.03mW and power gain (S21) of 9.51 dB is achieved at 28 GHz. The PA 
achieves saturated power (Psat) of 11.10 dBm and maximum PAE of 16.55% with output 1-dB compression 
point (OP1dB) 8.44 dBm. These results demonstrate the proposed power amplifier architecture is suitable 
for 5G applications. 
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1. Introduction 
The race to deploy fifth generation (5G) wireless services by 2020 is ongoing and  
mm-wave technology will play a key role in meeting mounting demand for broadband data  
traffic [1]. The mm-wave become next generation carrier source due to exploding data growth in 
cellular networks and 26-60 GHz bands are of growing interest for potential 5G cellular  
network [2-4]. The global bandwidth shortage facing wireless carriers has motivated  
the exploration of the underutilized mm-wave frequency spectrum for future broadband cellular 
communication networks [5]. However, high efficiency silicon power amplifier (PA) for mm-wave 
communications is challenging due to ingrained trade-off between break-down and speed in 
silicon [6]. Power amplifier is one of the important element in Radio Frequency Integrated Circuit 
(RFIC) design to converts a low power radio frequency signal into a higher power signal in order 
to make sure that the RF system can deliver high quality, low latency video and multimedia 
applications for wireless devices [7, 8]. 
Many researches experience a lot of challenges in implementing mm-wave power 
amplifiers. First, it is harder to achieve high output power level due to the low supply voltage that 
accompanies smaller technology nodes. Besides, the technology shrinks causing the gate oxide 
become thinner and breakdown voltage become lower hence limit to get better output power at 
receiving end of the system [9, 10]. Second, the power gain output power tradeoff due to 
transistor sizing that presents itself at mm-wave frequencies poses an upper limit on  
the maximum transistor size that can be achieved with reasonably high gain and thus on  
the maximum output power of a single transistor [11]. Moreover, the power gain output power 
tradeoff due to impedance matching makes it more challenging to achieve high output power 
levels with reasonable power gain from a single stage amplifier [12, 13]. 
Research on fifth generation (5G) wireless services by 2020 is in progress, and  
mm-Wave Ka-Band technology will offer a vital role in meeting high demand for broadband data 
traffic [14, 15]. Recently, it is reported that Samsung's 5G network also adopts the 28 GHz  
mm-wave Ka-Band frequency. This is the triggering point for the researcher to research on  
Ka-Band mm-wave Power Amplifier (PA). These demands have promoted to comprehend a 
single chip radio transceiver in a low-cost CMOS technology with extra functionality [16]. Since 
the PA operates at very high frequency, it can have wide bandwidth. However, as the signal 
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bandwidth increases, the linearity of the PA is degraded because the asymmetric sideband is 
generated by the memory effect [6]. Furthermore, the critical part in designing CMOS PA in  
Ka-Band spectrum is to achieve high gain, low power, input and output matching and power 
added efficiency over wide band frequency from 26.5-40 GHz. 
To date, several excellent CMOS PA’s at 20-29 GHz have been reported [11-25]. 
For example a 22-29 GHz CMOS PA with 2 cascade cascode stage for high power gain in  
0.18 µm CMOS process technology is presented [14]. High saturated output power (Psat) of  
the PA can be enhanced by combining architecture adopted in the output stage. Though Psat of  
15.4 dBm is achieved, its PAE of 14.6% and DC power consumption of 163.8 mW are not good 
enough. In [15], a 22-27 CMOS PA with fully integrated transformer design in 0.18 µm is 
reported. Though excellent power gain of 14 +/- 2 dB and Psat of 17dBm is achieve, its PAE of 
12% is not satisfactory. To demonstrate high PAE and low power consumption can be achieve 
simultaneously for a 28 GHz CMOS PA, in this work, we report a 28 GHz PA with excellent 
PAE, Psat and low power consumption using 0.18 µm Siltera process technology. The proposed 
PA comprises 3 cascade stages with reverse body bias design at input to achieve low dc power 
consumption and high PAE. 
 
 
2. Circuit Design 
The schematic design of cascade power amplifier is shown in Figure 1. 
Cascade topology has been chosen to provide sufficient gain. To achieve the desired output 
power at the power amplifier output, the transistor width of M1, M2 and M3 are optimize to be 48, 
50 and 95 µm respectively. The first stage consist of reverse body bias to control the power 
consumption at first stage (PDC1), to get the high efficiency and low power consumption. 
The output of the first stage PA is passed to the other stage through an inter-stage matching 
circuit formed by capacitors C1 and C2 which is designed and optimized to achieve maximum 
PAE and output power. Table 1 shows the component parameters for power amplifier 
schematic. The design with the three-stage of cascaded amplification is chosen to achieve the 
required gain. The output stage is designed to provide maximum output power while the first 
and second stages are designed for maximum gain. Figure 2 show block diagram of 
cascade system. 
 
 
 
 
Figure 1. Complete schematic of the proposes three-stage CMOS PA 
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Figure 2. Block diagram of cascade system 
 
 
Based on Figure 2: 
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therefore, if there is nth stage: 
 
vnvvvv AAAAA = 321  (2) 
 
applying same concept to current gain: 
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knowing that, for power: 
 
IVP =  (4) 
 
Hence: 
 
viP AAA =  
(5) 
 
as shown from (5), power gain of the cascade system increases due to current and voltage gain 
increased by cascading the amplifier stage. Therefore the need for cascading is important to 
maintain the power gain. The drain current, Id, in the saturation region, depends on the W/L ratio 
of transistor, gate bias voltage (Vgs) and threshold voltage (Vt): 
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where the threshold voltage defines as: 
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from (7), the source to bulk voltage (VSB) play an important role to control the VT. As VSB 
decreased, VT will be increased resulting lower Id. As Id lower, total power consumption of  
the device (PDC) will be decreased, eventually it will drive to better efficiency of the circuit as 
power added efficiency (PAE) is depend on: 
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noted that for cascade topology as shown in Figure 2, power gain of cascade can be written as: 
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from (9), the PAE of the first and second stage can be written as: 
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substituting (9) and (10) in (11) will lead to: 
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notice that, from (12) if the PDC1 is minimum and G2 is high, the efficiency of the PA will 
increased. Therefore, to reduce the PDC1, reverse bias technique at the input stage is applied 
while G2 is set to be high by cascading the circuit. 
 
 
Table 1. Component parameters for Power Amplifier schematic 
Component Parameter Component Parameter 
Vdd 1.9 V C5 159.24 fF 
Vbias1, Vbias3 800 mV L1 478.98 pH 
Vbias2 864 mV L2 181.34 pH 
VRE -510 mV L3 211.58 pH 
M1 0.18 µm ×48 µm L4 195.16 pH 
M2 0.18 µm ×50 µm L5 238.64 pH 
M3 0.18 µm ×95 µm L6 195.16 pH 
C1, C2 53.29 fF L7 208.93 pH 
C3 130 fF L8 705.34 pH 
C4 207.06 fF R1 , R2 , R3 2.15 kΩ 
 
 
3. Simulation Result and Discussion 
S-parameter simulation results are shown in Figure 3. The power amplifier provides a 
simulated peak S21 of 9.51 dB at 26 GHz. The S21 3-dB bandwidth is 10 GHz centered around 
26.75 GHz. As the input is matched to 50 Ω impedance, it provide a peak simulated S11 of  
-15 dB at 27 GHz. The S11 10-dB bandwidth is 3.48 GHz ranging from 25.52 GHz to 29 GHz. 
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As the output is matched to 50 Ω impedance, it provides peak simulated S22 of -21.31 dB at 
27.6 GHz. The S22 10-dB bandwidth is 12.43 GHz ranging from 25.41 GHz to 37.84 GHz. 
Power simulation results are shown in Figure 4 and 5. The power amplifier delivers a 1 dB 
compression and saturated output powers of +8.44 dBm and +11.10 dBm respectively as 
shown in Figure 4. The power gain obtained for the designed PA is 8.07dB and the peak 
simulated power added efficiency is 16.55% as shown in Figure 5. The amplifier consumes 
32.03 mW from 1.9 V power supply. 
Simulation results of the proposed PA, with and without reverse bias voltage at 28 GHz 
for PAE and DC power consumption is shown in Figure 6 (a) and (b). It is clearly notice that  
the performance of the PA with reverse bias voltage shows significant improvements in term of 
PAE and total power consumtion. The performance comparison between the proposed PA with 
and without reverse bias are summarize in Table 2. 
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Figure 3. SimulatedS21, S11 and S22 versus frequency at 28 GHz 
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Figure 4. Simulated P1dB of the PA at 28 GHz 
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Figure 5. Simulated power gain & PAE of the PA at 28 GHz 
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Figure 6. Performance comparison between (a) PAE and  
(b) DC power, with and without reverse bias condition 
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Table 2. Summary of the Proposed PA’s Performance at 28 GHz with and  
without Reverse Bias 
Variable With Reverse Bias Without Reverse Bias 
Output P1dB 8.44 dBm 8.72 dBm 
Output Psat 11.10 dBm 11.17 dBm 
Power Gain 8.07 dB 8.32 dB 
Maximum PAE 16.55 % 14.68% 
Peak S21 9.51 dB 9.30 dB 
Peak S11 -15 dB -15 dB 
Peak S22 -21.31 dB -20 dB 
DC power consumption 32.03 mW 35.36 mW 
 
 
4. Conclusion 
This work addresses the requirements, and challenge of realizing an efficient mm-Wave 
PA in standard CMOS technology for 5G application. A 3 stage cascade with reverse bias 
topology at 28 GHz CMOS PA is presented. The amplifier is implemented in a standard CMOS 
0.18 µm process. The proposed topology employed cascade structure to obtain high PAE with 
reverse body bias at input stage to achieve low power consumption. The simulation results 
show that the proposed PA is able to deliver 11.10 dBm of output power to a 50 Ω load with 
PAE of 16.55% at power consumption of 32.03 mW using a 1.9 V voltage.The proposed PA can 
be used for future 5G communications. 
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